The Perfectus VIP for AXI, AHB, APB provides an efficient algorithm to verify the AMBA based designs by giving the advance techniques including the support for System Verilog assertions. AXI ...
The Digital Blocks DB-eSPI-SPI-MS-AMBA is a Serial Peripheral Interface (SPI) Controller Verilog IP Core supporting the addition of Enhanced SPI (eSPI) bus transfers to the standard SPI Master/Slave .
The Digital Blocks DB-eSPI-SPI-MS-AMBA is a Serial Peripheral Interface (SPI) Controller Verilog IP Core supporting the addition of Enhanced SPI (eSPI) bus transfers to the standard SPI Master/Slave .
Philips subsidiary Handshake Solutions has released a clockless multilayer version of the AMBA Advanced High Performance Bus (AHB). The scan testable interconnect IP, unveiled at DATE in Nice, allows ...
The Advanced Microcontroller Bus Architecture (AMBA) is an open System-on-Chip bus protocol for high-performance buses on low-power devices. In this paper, the authors implement a simple model of AMBA ...
This paper describes a modeling project to architect the bus topology and evaluate the read/write traffic patterns for a new multimedia System-On-Chip. Using the selected modeling and simulation ...
Silicon densities, both for ASICs and FPGAs, can now support true systems-on-a-chip (SoCs). This level of design requires busing systems to connect various components ...
STATE takes a SystemC design as input and transforms it into a corresponding UPPAAL timed automata model. The transformation is based on a formal semantics defined for SystemC in ...
Protocols are commonly used today to connect IP blocks on structured SoCs (System-On-Chip). Generally protocol is the back-bone of the SoC and its failure usually leads to a non-functional chip. In ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback